Skip to content

Actions: UCSBarchlab/PyRTL

Actions

Run Python tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
python-test.yml
118 workflow runs
118 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Update CHANGELOG.md for 0.12 release Run Python tests #140: Commit 5ad9ed6 pushed by fdxmw
1m 18s development
development
1m 18s
Update output_to_verilog to inline temporary wires, using `GateGrap… Run Python tests #139: Commit 98d2b5c pushed by fdxmw
1m 14s development
development
1m 14s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #138: Pull request #471 synchronize by fdxmw
1m 17s fdxmw:verilog
fdxmw:verilog
1m 17s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #137: Pull request #471 synchronize by fdxmw
1m 13s fdxmw:verilog
fdxmw:verilog
1m 13s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #136: Pull request #471 synchronize by fdxmw
1m 13s fdxmw:verilog
fdxmw:verilog
1m 13s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #135: Pull request #471 synchronize by fdxmw
1m 12s fdxmw:verilog
fdxmw:verilog
1m 12s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #134: Pull request #471 synchronize by fdxmw
1m 11s fdxmw:verilog
fdxmw:verilog
1m 11s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #133: Pull request #471 synchronize by fdxmw
1m 13s fdxmw:verilog
fdxmw:verilog
1m 13s
Update output_to_verilog to inline temporary wires, using GateGraph: Run Python tests #132: Pull request #471 opened by fdxmw
1m 13s fdxmw:verilog
fdxmw:verilog
1m 13s
Initial implementation of GateGraph, an alternative PyRTL logic rep… Run Python tests #131: Commit 3deeedd pushed by fdxmw
1m 12s development
development
1m 12s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #130: Pull request #470 synchronize by fdxmw
1m 16s fdxmw:gate
fdxmw:gate
1m 16s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #129: Pull request #470 synchronize by fdxmw
1m 9s fdxmw:gate
fdxmw:gate
1m 9s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #128: Pull request #470 synchronize by fdxmw
1m 20s fdxmw:gate
fdxmw:gate
1m 20s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #127: Pull request #470 synchronize by fdxmw
1m 15s fdxmw:gate
fdxmw:gate
1m 15s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #126: Pull request #470 synchronize by fdxmw
1m 14s fdxmw:gate
fdxmw:gate
1m 14s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #125: Pull request #470 synchronize by fdxmw
1m 11s fdxmw:gate
fdxmw:gate
1m 11s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #124: Pull request #470 synchronize by fdxmw
1m 18s fdxmw:gate
fdxmw:gate
1m 18s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #123: Pull request #470 synchronize by fdxmw
1m 24s fdxmw:gate
fdxmw:gate
1m 24s
Initial implementation of GateGraph, an alternative PyRTL logic representation Run Python tests #122: Pull request #470 opened by fdxmw
1m 12s fdxmw:gate
fdxmw:gate
1m 12s
Simplify Verilog export string formatting code. No functionality chan… Run Python tests #121: Commit 370aa4b pushed by fdxmw
1m 16s development
development
1m 16s
Add a to_ipynb.py script that converts a PyRTL example script to a … Run Python tests #120: Commit 18e0639 pushed by fdxmw
1m 12s development
development
1m 12s
Add a doctest example for rtllib/barrel.py Run Python tests #119: Commit 6636fa8 pushed by fdxmw
1m 18s development
development
1m 18s
Restore documentation for enum_mux and add a doctest example. Run Python tests #118: Commit e348b82 pushed by fdxmw
1m 16s development
development
1m 16s
Replace pylint and pycodestyle with ruff. ruff is much faster… Run Python tests #117: Commit 5b93a9e pushed by fdxmw
1m 11s development
development
1m 11s
Major rework of rtllib's documentation, lots of changes: Run Python tests #116: Commit bde52d6 pushed by fdxmw
1m 27s development
development
1m 27s