Skip to content

Commit fd8c311

Browse files
committed
Add syntax highlighting for VHDL and Verilog
1 parent 14564bf commit fd8c311

File tree

1 file changed

+3
-1
lines changed

1 file changed

+3
-1
lines changed

0 commit comments

Comments
 (0)