Skip to content

Commit e087b6c

Browse files
Merge pull request #1571 from jbj/ir-operand-cached
C++ IR: Make TOperand cached
2 parents ad5a16e + 9ee8a89 commit e087b6c

File tree

3 files changed

+3
-0
lines changed

3 files changed

+3
-0
lines changed

cpp/ql/src/semmle/code/cpp/ir/implementation/aliased_ssa/Operand.qll

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ import semmle.code.cpp.ir.implementation.MemoryAccessKind
66
import semmle.code.cpp.ir.internal.Overlap
77
private import semmle.code.cpp.ir.internal.OperandTag
88

9+
cached
910
private newtype TOperand =
1011
TRegisterOperand(Instruction useInstr, RegisterOperandTag tag, Instruction defInstr) {
1112
defInstr = Construction::getRegisterOperandDefinition(useInstr, tag)

cpp/ql/src/semmle/code/cpp/ir/implementation/raw/Operand.qll

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ import semmle.code.cpp.ir.implementation.MemoryAccessKind
66
import semmle.code.cpp.ir.internal.Overlap
77
private import semmle.code.cpp.ir.internal.OperandTag
88

9+
cached
910
private newtype TOperand =
1011
TRegisterOperand(Instruction useInstr, RegisterOperandTag tag, Instruction defInstr) {
1112
defInstr = Construction::getRegisterOperandDefinition(useInstr, tag)

cpp/ql/src/semmle/code/cpp/ir/implementation/unaliased_ssa/Operand.qll

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ import semmle.code.cpp.ir.implementation.MemoryAccessKind
66
import semmle.code.cpp.ir.internal.Overlap
77
private import semmle.code.cpp.ir.internal.OperandTag
88

9+
cached
910
private newtype TOperand =
1011
TRegisterOperand(Instruction useInstr, RegisterOperandTag tag, Instruction defInstr) {
1112
defInstr = Construction::getRegisterOperandDefinition(useInstr, tag)

0 commit comments

Comments
 (0)