SystemVerilog not working

[jagjordi]

I can see that systemverilog is supported in theory. However it does not seem to work for me.
Could someone help me figure out why? Other languages work fine