File tree Expand file tree Collapse file tree 6 files changed +100
-104
lines changed
Expand file tree Collapse file tree 6 files changed +100
-104
lines changed Original file line number Diff line number Diff line change 1818 status = "okay";
1919 };
2020 };
21- };
2221
23- &sram {
24- /* Redefine sram regions for CPU0 */
25- sram0: memory@22000000 {
26- reg = <0x22000000 0xe9800>;
27- };
22+ soc {
23+ /* Redefine sram regions for CPU0 */
24+ sram0: memory@22000000 {
25+ reg = <0x22000000 0xe9800>;
26+ };
2827
29- /* Redefine sram regions for CPU1 */
30- sram1: memory@220e9800 {
31- reg = <0x220e9800 0xe9800>;
32- };
28+ /* Redefine sram regions for CPU1 */
29+ sram1: memory@220e9800 {
30+ reg = <0x220e9800 0xe9800>;
31+ };
3332
34- /* Define shared memory regions for IPC */
35- reserved-memory {
36- #address-cells = <1>;
37- #size-cells = <1>;
33+ /* Define shared memory regions for IPC */
34+ reserved-memory {
35+ #address-cells = <1>;
36+ #size-cells = <1>;
3837
39- sram_rx: memory@221d3000 {
40- reg = <0x221d3000 0x800>;
41- };
38+ sram_rx: memory@221d3000 {
39+ reg = <0x221d3000 0x800>;
40+ };
4241
43- sram_tx: memory@221d3800 {
44- reg = <0x221d3800 0x800>;
42+ sram_tx: memory@221d3800 {
43+ reg = <0x221d3800 0x800>;
44+ };
4545 };
4646 };
4747};
Original file line number Diff line number Diff line change 1818 status = "okay";
1919 };
2020 };
21- };
2221
23- &sram {
24- /* Redefine sram regions for CPU0 */
25- sram0: memory@22000000 {
26- reg = <0x22000000 0xe9800>;
27- };
22+ soc {
23+ /* Redefine sram regions for CPU0 */
24+ sram0: memory@22000000 {
25+ reg = <0x22000000 0xe9800>;
26+ };
2827
29- /* Redefine sram regions for CPU1 */
30- sram1: memory@220e9800 {
31- reg = <0x220e9800 0xe9800>;
32- };
28+ /* Redefine sram regions for CPU1 */
29+ sram1: memory@220e9800 {
30+ reg = <0x220e9800 0xe9800>;
31+ };
3332
34- /* Define shared memory regions for IPC */
35- reserved-memory {
36- #address-cells = <1>;
37- #size-cells = <1>;
33+ /* Define shared memory regions for IPC */
34+ reserved-memory {
35+ #address-cells = <1>;
36+ #size-cells = <1>;
3837
39- sram_tx: memory@221d3000 {
40- reg = <0x221d3000 0x800>;
41- };
38+ sram_tx: memory@221d3000 {
39+ reg = <0x221d3000 0x800>;
40+ };
4241
43- sram_rx: memory@221d3800 {
44- reg = <0x221d3800 0x800>;
42+ sram_rx: memory@221d3800 {
43+ reg = <0x221d3800 0x800>;
44+ };
4545 };
4646 };
4747};
Original file line number Diff line number Diff line change 3030 status = "okay";
3131 };
3232 };
33- };
3433
35- &sram {
36- /* Redefine sram regions for CPU0 */
37- sram0: memory@22000000 {
38- reg = <0x22000000 0xe2000>;
39- };
34+ soc {
35+ /* Redefine sram regions for CPU0 */
36+ sram0: memory@22000000 {
37+ reg = <0x22000000 0xe2000>;
38+ };
4039
41- /* Redefine sram regions for CPU1 */
42- sram1: memory@220e2000 {
43- reg = <0x220e2000 0xe2000>;
44- };
40+ /* Redefine sram regions for CPU1 */
41+ sram1: memory@220e2000 {
42+ reg = <0x220e2000 0xe2000>;
43+ };
4544
46- /* Define shared memory regions for IPC */
47- reserved-memory {
48- #address-cells = <1>;
49- #size-cells = <1>;
45+ /* Define shared memory regions for IPC */
46+ reserved-memory {
47+ #address-cells = <1>;
48+ #size-cells = <1>;
5049
51- sram_ipc0: memory@221c4000 {
52- reg = <0x221c4000 0x8000>;
53- };
50+ sram_ipc0: memory@221c4000 {
51+ reg = <0x221c4000 0x8000>;
52+ };
5453
55- sram_ipc1: memory@221cc000 {
56- reg = <0x221cc000 0x8000>;
54+ sram_ipc1: memory@221cc000 {
55+ reg = <0x221cc000 0x8000>;
56+ };
5757 };
5858 };
5959};
Original file line number Diff line number Diff line change 3030 status = "okay";
3131 };
3232 };
33- };
3433
35- &sram {
36- /* Redefine sram regions for CPU0 */
37- sram0: memory@22000000 {
38- reg = <0x22000000 0xe2000>;
39- };
34+ soc {
35+ /* Redefine sram regions for CPU0 */
36+ sram0: memory@22000000 {
37+ reg = <0x22000000 0xe2000>;
38+ };
4039
41- /* Redefine sram regions for CPU1 */
42- sram1: memory@220e2000 {
43- reg = <0x220e2000 0xe2000>;
44- };
40+ /* Redefine sram regions for CPU1 */
41+ sram1: memory@220e2000 {
42+ reg = <0x220e2000 0xe2000>;
43+ };
4544
46- /* Define shared memory regions for IPC */
47- reserved-memory {
48- #address-cells = <1>;
49- #size-cells = <1>;
45+ /* Define shared memory regions for IPC */
46+ reserved-memory {
47+ #address-cells = <1>;
48+ #size-cells = <1>;
5049
51- sram_ipc0: memory@221c4000 {
52- reg = <0x221c4000 0x8000>;
53- };
50+ sram_ipc0: memory@221c4000 {
51+ reg = <0x221c4000 0x8000>;
52+ };
5453
55- sram_ipc1: memory@221cc000 {
56- reg = <0x221cc000 0x8000>;
54+ sram_ipc1: memory@221cc000 {
55+ reg = <0x221cc000 0x8000>;
56+ };
5757 };
5858 };
5959};
Original file line number Diff line number Diff line change 2323 mbox-names = "tx", "rx";
2424 status = "okay";
2525 };
26- };
27- };
2826
29- &sram {
30- /* Redefine sram regions for CPU0 */
31- sram0: sram@22000000 {
32- reg = <0x22000000 0xe6000>;
33- };
27+ /* Redefine sram regions for CPU0 */
28+ sram0: sram@22000000 {
29+ reg = <0x22000000 0xe6000>;
30+ };
3431
35- /* Redefine sram regions for CPU1 */
36- sram1: sram@220e6000 {
37- reg = <0x220e6000 0xe6000>;
38- };
32+ /* Redefine sram regions for CPU1 */
33+ sram1: sram@220e6000 {
34+ reg = <0x220e6000 0xe6000>;
35+ };
3936
40- /* Define shared memory regions for IPC */
41- sram_shm: sram@221cc000 {
42- reg = <0x221cc000 0x8000>;
37+ /* Define shared memory regions for IPC */
38+ sram_shm: sram@221cc000 {
39+ reg = <0x221cc000 0x8000>;
40+ };
4341 };
4442};
4543
Original file line number Diff line number Diff line change 2323 mbox-names = "rx", "tx";
2424 status = "okay";
2525 };
26- };
27- };
2826
29- &sram {
30- /* Redefine sram regions for CPU0 */
31- sram0: sram@22000000 {
32- reg = <0x22000000 0xe6000>;
33- };
27+ /* Redefine sram regions for CPU0 */
28+ sram0: sram@22000000 {
29+ reg = <0x22000000 0xe6000>;
30+ };
3431
35- /* Redefine sram regions for CPU1 */
36- sram1: sram@220e6000 {
37- reg = <0x220e6000 0xe6000>;
38- };
32+ /* Redefine sram regions for CPU1 */
33+ sram1: sram@220e6000 {
34+ reg = <0x220e6000 0xe6000>;
35+ };
3936
40- /* Define shared memory regions for IPC */
41- sram_shm: sram@221cc000 {
42- reg = <0x221cc000 0x8000>;
37+ /* Define shared memory regions for IPC */
38+ sram_shm: sram@221cc000 {
39+ reg = <0x221cc000 0x8000>;
40+ };
4341 };
4442};
4543
You can’t perform that action at this time.
0 commit comments