Skip to content

[bsp/nxp/mcx/mcxa] Fix UART clock configuration type mismatch #10797

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Rbb666 merged 1 commit into from
Oct 21, 2025
+3 −3
Merged

[bsp/nxp/mcx/mcxa] Fix UART clock configuration type mismatch #10797

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions bsp/nxp/mcx/mcxa/Libraries/drivers/drv_uart.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -64,12 +64,12 @@ static const struct mcx_uart uarts[] =
&serial0,
LPUART0,
LPUART0_IRQn,
kCLOCK_Fro12M,
#if (defined(CPU_MCXA346VLH) || defined(CPU_MCXA346VLL) || defined(CPU_MCXA346VLQ) || defined(CPU_MCXA346VPN))
kFRO_LF_DIV_to_LPUART0,
#else
kFRO12M_to_LPUART0,
#endif
kFRO12M_to_LPUART0,
kCLOCK_GateLPUART0,
kCLOCK_DivLPUART0,
"uart0",
Expand All @@ -80,12 +80,12 @@ static const struct mcx_uart uarts[] =
&serial1,
LPUART1,
LPUART1_IRQn,
kCLOCK_Fro12M,
#if (defined(CPU_MCXA346VLH) || defined(CPU_MCXA346VLL) || defined(CPU_MCXA346VLQ) || defined(CPU_MCXA346VPN))
kFRO_LF_DIV_to_LPUART1,
#else
kFRO12M_to_LPUART1,
#endif
kFRO12M_to_LPUART1,
kCLOCK_GateLPUART1,
kCLOCK_DivLPUART1,
"uart1",
Expand Down Expand Up @@ -182,7 +182,7 @@ static int mcx_getc(struct rt_serial_device *serial)
{
struct mcx_uart *uart = (struct mcx_uart *)serial->parent.user_data;

if (kLPUART_RxDataRegFullInterruptEnable & LPUART_GetStatusFlags(uart->uart_base))
if (kLPUART_RxDataRegFullFlag & LPUART_GetStatusFlags(uart->uart_base))
{
return LPUART_ReadByte(uart->uart_base);
}
Expand Down
Loading