Skip to content

Update output_to_verilog to inline temporary wires, using GateGraph: #471

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
fdxmw merged 7 commits into from
Jul 25, 2025

Clean up `output_to_verilog`'s newline logic. This simplifies the cod…

a3bc638
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Update output_to_verilog to inline temporary wires, using GateGraph: #471

Clean up `output_to_verilog`'s newline logic. This simplifies the cod…
a3bc638
Select commit
Loading
Failed to load commit list.

The logs for this run have expired and are no longer available.