Skip to content

Fixes for Xilinx Zynq UltraScale+ MPSoC #499

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
danielinux merged 5 commits into from
Dec 30, 2024
+2,298 −930

Allow build-time adjustment of QSPI reference clock and divisor. Elim…

9dc1ef4
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Fixes for Xilinx Zynq UltraScale+ MPSoC #499

Allow build-time adjustment of QSPI reference clock and divisor. Elim…
9dc1ef4
Select commit
Loading
Failed to load commit list.

Annotations

1 warning

The logs for this run have expired and are no longer available.